Design Considerations for Low-Power, High-Speed CMOS Analog/Digital Converters
نویسندگان
چکیده
This paper reviews architectural and circuit design considerations for realization of low power dissipation in high-speed CMOS A/D converters. Basic limitations on achievable power dissipation in MOS samplers and quantizers is first discussed. Then a number of practical design aspects are illustrated with discussion of a 10-bit, 20-Msample/s pipeline A/D converter[1] implemented in 1.2-μm CMOS technology which achieves a power dissipation of 35 mW at full speed operation on a 3.3V power supply.
منابع مشابه
Design Considerations for High-Speed Low-Power Low-Voltage CMOS Analog-to-Digital Converters
This paper describes architecture and circuit approaches for the design of high-speed, low-power, pipelined analog-to-digital converters in CMOS. The role of pipeline architectures in high-speed conversion is first discussed. Then a number of design issues related to power optimization in pipeline A/D converters are discussed, including power minimization in switched capacitor gain blocks opera...
متن کاملExploration and Design of Sar Logic for Low Power High Speed Sar Adc
Analog-to-digital converters (ADCs) are key design blocks in modern microelectronic digital communication systems. An analog?to?digital converter (ADC) acts as a bridge between the analog and digital worlds. It is a necessary component whenever data from the analog domain, through sensors or transducers, should be digitally processed or when transmitting data between chips through either long-r...
متن کاملPerformance Analysis of Dual Tail Comparator for Low Power Applications
The dynamic regenerative comparators are used in analog to digital converters to reduce the power consumption, area and to increase the speed so it is necessary to design low power dynamic comparator for designing low power ADC. In this project, an analysis on the delay of the dynamic comparators is presented. From the analysis, an intuition about the main contributors to the comparator delay a...
متن کاملDesign of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
The continued speed improvement of serial links and appearance of new communication technologies, such as ultra-wideband (UWB), have introduced increasing demands on the speed and power specifications of high-speed low-tomedium resolution analog-to-digital converters (ADCs).This paper presents the design of high speed and ultra low power comparator of a 4-bit ADC. The comparator used is Thresho...
متن کاملA 70 Ms / s 110 mW 8 - b CMOS folding and interpolating A / D converter
A CMOS analog to digital converter based on the folding and interpolating technique is presented. This technique is successfully applied in bipolar A/D converters and now also becomes available in CMOS technology. The analog bandwidth of the A/D converter is increased by using a transresistance amplifier at the outputs of the folding amplifiers and, due to careful circuit design, the comparator...
متن کامل